

FIG. 1 is a block diagram of a system architecture. The system includes a Host Processor (ARM7TDMI-S) connected to various memory blocks (Host-Instr Memory, Ping-Buffer, Pong-Buffer, Cop-Instr Memory, Cache Memory) and peripheral controllers (Multi Path Mem Ctrlr, Flash Load Ctrlr, SDRAM Ctrlr). The Host Processor is also connected to a Cop Processor Core (DMA) and a HW Accelerator Engine. The system further includes a USB Interface, UART Interface, Tap-Ctrlr Embedded-ICE, EIDE-CD/CF Controller, Key Matrix Controller, Audio-Codec Controller, LCD-Display Controller, Smartcard Controller, and IO Expansion (ADC/PWM/INT). The system is powered by a Timer/Clock (24.576MHz).




FIGURE 1

110

112 System and User	114 FIQ	Supervisor	116 Abort	118 IRQ	120 Undefined	122
r0	r0	r0	r0	r0	r0	
r1	r1	r1	r1	r1	r1	
r2	r2	r2	r2	r2	r2	
r3	r3	r3	r3	r3	r3	
r4	r4	r4	r4	r4	r4	
r5	r5	r5	r5	r5	r5	
r6	r6	r6	r6	r6	r6	
r7	r7	r7	r7	r7	r7	
r8	r8_fiq	r8	r8	r8	r8	
r9	r9_fiq	r9	r9	r9	r9	
r10	r10_fiq	r10	r10	r10	r10	
r11	r11_fiq	r11	r11	r11	r11	
r12	r12_fiq	r12	r12	r12	r12	
r13	r13_fiq	r13_svc	r13_abt	r13_irq	r13_und	
r14	r14_fiq	r14_svc	r14_abt	r14_irq	r14_und	
r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	r15 (PC)	

Figure 2




Figure 4




Figure 5




Figure 6

280

Offset	Register	Description
0	ISR	Interrupt Status Register
4	IER	Interrupt Enable Register
8	IER_set	Each bit written as one will set the corresponding bit in IER
C	IER_clr	Each bit written as one will clr the corresponding bit in IER
10	FIR	Force Interrupt Register
14	FIR_set	Each bit written as one will set the corresponding bit in FIR
18	FIR_clr	Each bit written as one will clr the corresponding bit in FIR
1C	IMX	Interrupt Mux Register ('1/0' Routes interrupt to nFIQ/nIRQ)
20	IMX_set	Each bit written as one will set the corresponding bit in IMX
24	IMX_clr	Each bit written as one will clr the corresponding bit in IMX
28	VIR	Read only Valid Interrupt Register for nIRQ
2C	FVIR	Read only Fast Valid Interrupt Register for nFIQ

282

284

Figure 7

Bit	Description
0	USB
1	UART A
2	UART B
3	External
4	USB Fast
5	Not Defined (CIF)
6	Not Defined
7	Not Defined (Keyboard)
8	EIDE 1
9	EIDE 2
A	Not Defined
B	Not Defined
C	Not Defined
D	Timer 2
E	Timer 1
F	Not Defined
10	USB Reset
11	AC
12	Timer 1
13	Timer 2
31:14	Not Defined

Figure 8

Interrupt Controller																							
VIRQ_CPU	CF00:1000	RO	32b	Valid Interrupt Status for CPU (primary)										IRQ031	IRQ030	IRQ029	IRQ028	IRQ027	IRQ026	IRQ025	IRQ024	IRQ023	IRQ022
				Valid Interrupt Status for COP (secondary)																			
VIRQ_COP	CF00:1004	RO	32b	Valid Interrupt Status for COP (secondary)										FIQ031	FIQ030	FIQ029	FIQ028	FIQ027	FIQ026	FIQ025	FIQ024	FIQ023	FIQ022
VFIQ_CPU	CF00:1008	RO	32b	FIQ Valid Interrupt Status for CPU (primary)										FIQ031	FIQ030	FIQ029	FIQ028	FIQ027	FIQ026	FIQ025	FIQ024	FIQ023	FIQ022
VFIQ_COP	CF00:100C	RO	32b	FIQ Valid Interrupt Status for COP (secondary)										FIQ031	FIQ030	FIQ029	FIQ028	FIQ027	FIQ026	FIQ025	FIQ024	FIQ023	FIQ022
ISR (read-only)	CF00:1010	RO	32b	Latched Interrupt Status Register (HW)										ISR31	ISR30	ISR29	ISR28	ISR27	ISR26	ISR25	ISR24	ISR23	ISR22
FIR (read-only)	CF00:1014	RO	32b	Forced Interrupt Status Register (SW)										FIR31	FIR30	FIR29	FIR28	FIR27	FIR26	FIR25	FIR24	FIR23	FIR22
FIR SET	CF00:1018	set	32b	Force Interrupt Register Set																			
FIR CLR	CF00:101C	clr	32b	Force Interrupt Register Clear																			
CPU IER (read-only)	CF00:1020	RO	32b	Enabled Interrupt Source for CPU										IER31	IER30	IER29	IER28	IER27	IER26	IER25	IER24	IER23	IER22
CPU IER SET	CF00:1024	set	32b	Set Interrupt Source for CPU																			
CPU IER CLR	CF00:1028	clr	32b	Clear Interrupt Source for CPU																			
CPU IEP_CLASS	CF00:102C	RW	32b	CPU's Interrupt Enable Priority Class (FIQ/IRQ)																			
CPU IER (read-only)	CF00:1030	RO	32b	Enabled Interrupt Source for COP										IER31	IER30	IER29	IER28	IER27	IER26	IER25	IER24	IER23	IER22
COP IER SET	CF00:1034	set	32b	Set Interrupt Source for COP																			
COP IER CLR	CF00:1038	clr	32b	Clear Interrupt Source for COP																			
COP IEP_CLASS	CF00:103C	RW	32b	COP's Interrupt Enable Priority Class. (FIQ/IRQ)																			
DMA STATUS	CF00:1040	RO	32b	DMA Interrupt Source Status																			

Figure 9A

IRQ021	IRQ020	IRQ019	IRQ018	IRQ017	IRQ016	IRQ015	IRQ014	IRQ013	IRQ012	IRQ011	IRQ010	IRQ009	IRQ008	IRQ007	IRQ006	IRQ005	IRQ004	IRQ003	IRQ002	IRQ001	IRQ000
FIQ021	FIQ020	FIQ019	FIQ018	FIQ017	FIQ016	FIQ015	FIQ014	FIQ013	FIQ012	FIQ011	FIQ010	FIQ009	FIQ008	FIQ007	FIQ006	FIQ005	FIQ004	FIQ003	FIQ002	FIQ001	FIQ000
ISR021	ISR020	ISR019	ISR018	ISR017	ISR016	ISR015	ISR014	ISR013	ISR012	ISR011	ISR010	ISR009	ISR008	ISR007	ISR006	ISR005	ISR004	ISR003	ISR002	ISR001	ISR000
FIR021	FIR020	FIR019	FIR018	FIR017	FIR016	FIR015	FIR014	FIR013	FIR012	FIR011	FIR010	FIR009	FIR008	FIR007	FIR006	FIR005	FIR004	FIR003	FIR002	FIR001	FIR000
FIR SET (SET FORCED INTERRUPT BIT)																					
FIR CLR (CLEAR FORCED INTERRUPT BIT)																					
IER021	IER020	IER019	IER018	IER017	IER016	IER015	IER014	IER013	IER012	IER011	IER010	IER009	IER008	IER007	IER006	IER005	IER004	IER003	IER002	IER001	IER000
CPU IER SET (ENABLE INTERRUPT SOURCE FOR CPU)																					
CPU IER CLR (DISABLE INTERRUPT SOURCE FOR CPU)																					
CPU IEP CLASS (SET PRIORITY INTERRUPT SOURCE FOR CPU)																					
IER021	IER020	IER019	IER018	IER017	IER016	IER015	IER014	IER013	IER012	IER011	IER010	IER009	IER008	IER007	IER006	IER005	IER004	IER003	IER002	IER001	IER000
COP IER SET (ENABLE INTERRUPT SOURCE FOR COP)																					
COP IER CLR (DISABLE INTERRUPT SOURCE FOR COP)																					
COP IEP CLASS (SET PRIORITY INTERRUPT SOURCE FOR COP)																					
DMA_SOURCE_STATUS																					

Figure 9B

[9A][9B]